[ new ] Common model for SV & VHDL#211

L3odr0id merged 34 commits intomasterDepTyCheck/verilog-model:masterfrom

feature/common-modelDepTyCheck/verilog-model:feature/common-modelCopy head branch name to clipboard