Skip to content

Actions: DepTyCheck/verilog-model

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
1,067 workflow runs
1,067 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
[ bot ] Update runs statistics Check & Deploy #159: Commit ff9552c pushed by L3odr0id
1m 13s gh-pages
gh-pages
1m 13s
Build and test Build and test #937: Scheduled
1h 7m 49s master
master
1h 7m 49s
[ update ] Yosys tristate issue regex Check & Deploy #158: Commit a51644c pushed by L3odr0id
1m 13s gh-pages
gh-pages
1m 13s
Build and test Build and test #936: Scheduled
1h 8m 42s master
master
1h 8m 42s
[ bot ] Update runs statistics Check & Deploy #157: Commit cb27fdd pushed by L3odr0id
1m 14s gh-pages
gh-pages
1m 14s
Build and test Build and test #935: Scheduled
1h 58m 42s master
master
1h 58m 42s
[ bot ] Update runs statistics Check & Deploy #156: Commit 79c6d18 pushed by L3odr0id
1m 14s gh-pages
gh-pages
1m 14s
Build and test Build and test #934: Scheduled
1h 10m 8s master
master
1h 10m 8s
[ bot ] Update runs statistics Check & Deploy #155: Commit d3a0172 pushed by L3odr0id
1m 16s gh-pages
gh-pages
1m 16s
Build and test Build and test #933: Scheduled
1h 24m 11s master
master
1h 24m 11s
[ bot ] Update runs statistics Check & Deploy #154: Commit bfb8a6f pushed by L3odr0id
1m 17s gh-pages
gh-pages
1m 17s
[ new ] Common model for SV & VHDL Build and test #932: Commit 0b9b479 pushed by L3odr0id
1h 5m 58s master
master
1h 5m 58s
[ new ] Common model for SV & VHDL Lint #167: Pull request #211 synchronize by L3odr0id
2m 2s feature/common-model
feature/common-model
2m 2s
[ new ] Common model for SV & VHDL Build and test #931: Pull request #211 synchronize by L3odr0id
1h 8m 4s feature/common-model
feature/common-model
1h 8m 4s
[ new ] Add unsupported feature for verilator Check & Deploy #153: Commit eff8eb0 pushed by L3odr0id
1m 12s gh-pages
gh-pages
1m 12s
[ bot ] Update runs statistics Check & Deploy #152: Commit 63aee45 pushed by L3odr0id
1m 22s gh-pages
gh-pages
1m 22s
Build and test Build and test #930: Scheduled
39m 31s master
master
39m 31s
[ new ] Common model for SV & VHDL Lint #166: Pull request #211 synchronize by L3odr0id
2m 7s feature/common-model
feature/common-model
2m 7s
[ new ] Common model for SV & VHDL Build and test #929: Pull request #211 synchronize by L3odr0id
1h 10m 33s feature/common-model
feature/common-model
1h 10m 33s
[ new ] Common model for SV & VHDL Lint #165: Pull request #211 synchronize by L3odr0id
2m 2s feature/common-model
feature/common-model
2m 2s
[ new ] Common model for SV & VHDL Build and test #928: Pull request #211 synchronize by L3odr0id
1h 3m 54s feature/common-model
feature/common-model
1h 3m 54s
[ bot ] Update runs statistics Check & Deploy #151: Commit faa149a pushed by L3odr0id
1m 22s gh-pages
gh-pages
1m 22s
Build and test Build and test #927: Scheduled
44m 42s master
master
44m 42s
[ new ] Common model for SV & VHDL Lint #164: Pull request #211 synchronize by L3odr0id
2m 9s feature/common-model
feature/common-model
2m 9s
[ new ] Common model for SV & VHDL Build and test #926: Pull request #211 synchronize by L3odr0id
1h 4m 41s feature/common-model
feature/common-model
1h 4m 41s