Skip to content

naveen17440/OpenSTA_labs

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

5 Commits
 
 
 
 

Repository files navigation

OpenSTA_labs

Day 1 :

Lab_1 : About OpenSTA

OpenSTA is a gate level static timing verifier. As a stand-alone executable it can be used to verify the timing of a design using standard file formats like :-

-Verilog netlist

-Liberty library

-SDC timing constraints

-SDF delay annotation

-SPEF parasitics

OpenSTA is architected to be easily bolted on to other tools as a timing engine.

By using a network adapter, OpenSTAcan access the host netlist data structures without duplicating them.

Query based incremental update of delays, arrival and required times & Simulator to propagate constants from constraints and netlist tie high/low

OpenSTA pdf :

OpenSTA

Lab_1 : Inputs to OpenSTA

cd lab1
simple.v

Liberty File : Standards Cells Information is present in liberty or .lib file .lib life

day1

day1

day1

day1

Lab_1 : run OpenSTA

Following files shows the steps to read all the above inputs & perform the timing check

sta run.tcl

day1

Following the command use to run OpenSTA

sta run.tcl -exit | tee run1.log

After the execution of above command , all inputs are being read as show in below image :-

day1

Reports the Timing results in below image

day1

Day2 :

Lab_2 : Liberty Files

The .lib file is an ASCII representation of the timing & power parameters associated with any cell in a particular semiconductor technology

It contains the information like :- -I/O delay paths -Timing check values -Interconnect delays

Following the command to read liberty file in OpenSTA :-

read_liberty

Lab_2 : Exercise 1

Find all cells in simple_max.lib Total 211 cells are present

day2

Find all pins of NAND2_X1 All pins w.r.t NAND2_X1 & their direction can be found from lib file as shown below :-

day2

day2

Find Different between NAND2_x1 & NAND3_X1 Difference between NAND2_x1 & NAND3_X1 is highlighted in below image :-

day2

Lab_2 : Exercise 2

day2

Day3 :

Lab_3 : Understanding Slack Compulation

Following the circuit provided to perform the slack compulation calculation

day3

Following snap shows the command & inputs used for slack computation :-

report_checks -from F1/CK

Run run.tcl

day3

This will report slack compulation w.r.t that path as shown in below image :-

day3

report_checks -from F1/CK -endpoint_count 100

day3

Day4 :

Lab_4 : Clock Gating Check

Open s27.v

day4

day4

Lab 4 : Async Pin Check

day4

Day5 :

lab_5 :slack computation

day5

From the above figure we have to analyze the path in the report of the slack

Type cd lab3

• Run sta run.tcl -noexit | tee out.txt

day5

exercise

report_checks –from F1/CK -endpoint_count 100

exe

Commom path pesimism removal('CRPR')

Type cd lab4

• Run

sta run.tcl –exit | out.txt
report_checks –to F2/D

exe

With set sta_crpr_enabled 1 :

set sta_crpr_enabled 1
report_checks -to F2/D

exe

ECO insertion

cd lab5 and run.tcl

Run

sta run.tcl –exit | tee run.log

eco

Difference between s27.v and s27_eco.v

diff

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

 
 
 

Contributors