Skip to content

Commit d171b97

Browse files
board: add support for nrf54ls05a
Add support for new board nRF54LS05 DK/ nrf54LS05a Signed-off-by: Bjørn Tore Taraldsen <bjorn.tore.taraldsen@nordicsemi.no>
1 parent 6c9c70c commit d171b97

53 files changed

Lines changed: 988 additions & 21 deletions

File tree

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

boards/nordic/bm_nrf54ls05dk/Kconfig.bm_nrf54ls05dk

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -5,6 +5,10 @@
55
#
66

77
config BOARD_BM_NRF54LS05DK
8+
select SOC_NRF54LS05A_CPUAPP if BOARD_BM_NRF54LS05DK_NRF54LS05A_CPUAPP_S115_SOFTDEVICE || \
9+
BOARD_BM_NRF54LS05DK_NRF54LS05A_CPUAPP_S115_SOFTDEVICE_MCUBOOT || \
10+
BOARD_BM_NRF54LS05DK_NRF54LS05A_CPUAPP_S145_SOFTDEVICE || \
11+
BOARD_BM_NRF54LS05DK_NRF54LS05A_CPUAPP_S145_SOFTDEVICE_MCUBOOT
812
select SOC_NRF54LS05B_CPUAPP if BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S115_SOFTDEVICE || \
913
BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S115_SOFTDEVICE_MCUBOOT || \
1014
BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S145_SOFTDEVICE || \

boards/nordic/bm_nrf54ls05dk/Kconfig.sysbuild

Lines changed: 18 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -4,28 +4,38 @@
44
# SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
55
#
66

7-
if BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S115_SOFTDEVICE || \
7+
if BOARD_BM_NRF54LS05DK_NRF54LS05A_CPUAPP_S115_SOFTDEVICE || \
8+
BOARD_BM_NRF54LS05DK_NRF54LS05A_CPUAPP_S115_SOFTDEVICE_MCUBOOT || \
9+
BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S115_SOFTDEVICE || \
810
BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S115_SOFTDEVICE_MCUBOOT
911

1012
choice SOFTDEVICE_SELECTION
1113
default SOFTDEVICE_S115
1214
endchoice
1315

14-
endif # BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S115_SOFTDEVICE || \
16+
endif # BOARD_BM_NRF54LS05DK_NRF54LS05A_CPUAPP_S115_SOFTDEVICE || \
17+
# BOARD_BM_NRF54LS05DK_NRF54LS05A_CPUAPP_S115_SOFTDEVICE_MCUBOOT || \
18+
# BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S115_SOFTDEVICE || \
1519
# BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S115_SOFTDEVICE_MCUBOOT
1620

17-
if BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S145_SOFTDEVICE || \
21+
if BOARD_BM_NRF54LS05DK_NRF54LS05A_CPUAPP_S145_SOFTDEVICE || \
22+
BOARD_BM_NRF54LS05DK_NRF54LS05A_CPUAPP_S145_SOFTDEVICE_MCUBOOT || \
23+
BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S145_SOFTDEVICE || \
1824
BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S145_SOFTDEVICE_MCUBOOT
1925

2026
choice SOFTDEVICE_SELECTION
2127
default SOFTDEVICE_S145
2228
endchoice
2329

24-
endif # BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S145_SOFTDEVICE || \
30+
endif # BOARD_BM_NRF54LS05DK_NRF54LS05A_CPUAPP_S145_SOFTDEVICE || \
31+
# BOARD_BM_NRF54LS05DK_NRF54LS05A_CPUAPP_S145_SOFTDEVICE_MCUBOOT || \
32+
# BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S145_SOFTDEVICE || \
2533
# BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S145_SOFTDEVICE_MCUBOOT
2634

2735
# Kconfigs for all MCUboot board variants
28-
if BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S115_SOFTDEVICE_MCUBOOT || \
36+
if BOARD_BM_NRF54LS05DK_NRF54LS05A_CPUAPP_S115_SOFTDEVICE_MCUBOOT || \
37+
BOARD_BM_NRF54LS05DK_NRF54LS05A_CPUAPP_S145_SOFTDEVICE_MCUBOOT || \
38+
BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S115_SOFTDEVICE_MCUBOOT || \
2939
BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S145_SOFTDEVICE_MCUBOOT
3040

3141
choice BM_BOOTLOADER
@@ -50,5 +60,7 @@ endchoice
5060
config BM_BOOTLOADER_MCUBOOT_FIRMWARE_LOADER_ENTRANCE_BOOT_MODE
5161
default y
5262

53-
endif # BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S115_SOFTDEVICE_MCUBOOT ||
63+
endif # BOARD_BM_NRF54LS05DK_NRF54LS05A_CPUAPP_S115_SOFTDEVICE_MCUBOOT ||
64+
# BOARD_BM_NRF54LS05DK_NRF54LS05A_CPUAPP_S145_SOFTDEVICE_MCUBOOT ||
65+
# BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S115_SOFTDEVICE_MCUBOOT ||
5466
# BOARD_BM_NRF54LS05DK_NRF54LS05B_CPUAPP_S145_SOFTDEVICE_MCUBOOT
Lines changed: 54 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,54 @@
1+
/*
2+
* Copyright (c) 2026 Nordic Semiconductor ASA
3+
*
4+
* SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
5+
*/
6+
7+
/* Override NCS default. */
8+
#include "bm_nrf54ls05dk_nrf54ls05a05b_peripherals.dtsi"
9+
#include "bm_nrf54ls05dk_nrf54ls05a05b_oscillator.dtsi"
10+
11+
/delete-node/ &cpuapp_sram;
12+
13+
/ {
14+
compatible = "nordic,bm_nrf54ls05dk_nrf54ls05a_enga-cpuapp";
15+
model = "Nordic Bare Metal nRF54LS05 DK nRF54LS05A_ENGA Application MCU";
16+
17+
chosen {
18+
zephyr,flash-controller = &rram_controller;
19+
zephyr,boot-mode = &boot_mode0;
20+
};
21+
22+
soc {
23+
cpuapp_sram: memory@20000080 {
24+
compatible = "mmio-sram";
25+
#address-cells = <1>;
26+
#size-cells = <1>;
27+
/* Size reduced by 0x80 bytes to account for the start address offset. */
28+
reg = <0x20000080 (DT_SIZE_K(64) - 0x80)>;
29+
ranges = <0x0 0x20000080 (DT_SIZE_K(64) - 0x80)>;
30+
};
31+
};
32+
33+
reserved-memory {
34+
#address-cells = <1>;
35+
#size-cells = <1>;
36+
ranges;
37+
38+
nrf_kmu_reserved_push_area: memory@20000000 {
39+
compatible = "zephyr,memory-region", "mmio-sram";
40+
reg = <0x20000000 0x80>;
41+
zephyr,memory-region = "nrf_kmu_reserved_push_area";
42+
};
43+
};
44+
};
45+
46+
&gpregret1 {
47+
status = "okay";
48+
49+
boot_mode0: boot_mode@0 {
50+
compatible = "zephyr,retention";
51+
status = "okay";
52+
reg = <0x0 0x1>;
53+
};
54+
};
Lines changed: 75 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,75 @@
1+
/*
2+
* Copyright (c) 2026 Nordic Semiconductor ASA
3+
*
4+
* SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
5+
*/
6+
7+
/dts-v1/;
8+
9+
#include <nordic/nrf54ls05a_cpuapp.dtsi>
10+
#include "bm_nrf54ls05dk_nrf54ls05a_cpuapp_common.dtsi"
11+
12+
/ {
13+
chosen {
14+
zephyr,flash = &cpuapp_rram;
15+
zephyr,code-partition = &slot0_partition;
16+
zephyr,sram = &app_ram;
17+
};
18+
};
19+
20+
&cpuapp_rram {
21+
status = "okay";
22+
23+
partitions {
24+
#address-cells = <1>;
25+
#size-cells = <1>;
26+
ranges;
27+
28+
slot0_partition: partition@0 {
29+
compatible = "zephyr,mapped-partition";
30+
label = "slot0";
31+
reg = <0x00000000 DT_SIZE_K(398)>;
32+
};
33+
34+
storage_partition: partition@63800 {
35+
compatible = "zephyr,mapped-partition";
36+
label = "storage";
37+
reg = <0x00063800 DT_SIZE_K(8)>;
38+
ranges = <0x0 0x63800 DT_SIZE_K(8)>;
39+
#address-cells = <1>;
40+
#size-cells = <1>;
41+
42+
peer_manager_partition: partition@0 {
43+
compatible = "zephyr,mapped-partition";
44+
label = "peer_manager";
45+
reg = <0x00000000 DT_SIZE_K(4)>;
46+
};
47+
48+
storage0_partition: partition@1000 {
49+
compatible = "zephyr,mapped-partition";
50+
label = "storage0";
51+
reg = <0x00001000 DT_SIZE_K(4)>;
52+
};
53+
};
54+
55+
softdevice_partition: partition@65800 {
56+
compatible = "zephyr,mapped-partition";
57+
label = "softdevice";
58+
reg = <0x00065800 DT_SIZE_K(101)>;
59+
};
60+
};
61+
};
62+
63+
&cpuapp_sram {
64+
status = "okay";
65+
66+
softdevice_ram: sram@0 {
67+
label = "softdevice_ram";
68+
reg = <0x0 0x4380>;
69+
};
70+
71+
app_ram: sram@4380 {
72+
label = "app_ram";
73+
reg = <0x4380 DT_SIZE_K(47)>;
74+
};
75+
};
Lines changed: 17 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,17 @@
1+
#
2+
# Copyright (c) 2026 Nordic Semiconductor ASA
3+
#
4+
# SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
5+
#
6+
7+
identifier: bm_nrf54ls05dk/nrf54ls05a/cpuapp/s115_softdevice
8+
name: Bare_Metal-nRF54LS05-DK-nRF54LS05A-Application-S115-SoftDevice
9+
type: mcu
10+
arch: arm
11+
toolchain:
12+
- gnuarmemb
13+
- xtools
14+
- zephyr
15+
sysbuild: true
16+
ram: 47
17+
flash: 398
Lines changed: 70 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,70 @@
1+
#
2+
# Copyright (c) 2026 Nordic Semiconductor ASA
3+
#
4+
# SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
5+
#
6+
7+
# Enable console
8+
CONFIG_CONSOLE=y
9+
CONFIG_BM_UARTE_CONSOLE=y
10+
11+
# Remove boot banner
12+
CONFIG_NCS_BOOT_BANNER=n
13+
CONFIG_BOOT_BANNER=n
14+
15+
# Enable MPU
16+
CONFIG_ARM_MPU=y
17+
18+
# Enable hardware stack protection
19+
CONFIG_HW_STACK_PROTECTION=y
20+
21+
# MPU-based null-pointer dereferencing detection cannot
22+
# be applied as the (0x0 - 0x400) is unmapped for this target.
23+
CONFIG_NULL_POINTER_EXCEPTION_DETECTION_NONE=y
24+
25+
# Enable Cache
26+
CONFIG_CACHE_MANAGEMENT=y
27+
CONFIG_EXTERNAL_CACHE=y
28+
29+
# Start SYSCOUNTER on driver init
30+
CONFIG_NRF_GRTC_START_SYSCOUNTER=y
31+
32+
# Disable multithreading
33+
CONFIG_MULTITHREADING=n
34+
CONFIG_ZERO_LATENCY_IRQS=y
35+
36+
# Disable generation of the redundant SW ISR table
37+
CONFIG_GEN_SW_ISR_TABLE=n
38+
39+
# Allow FLASH writes
40+
CONFIG_MPU_ALLOW_FLASH_WRITE=y
41+
42+
# Shrink
43+
CONFIG_GPIO=n
44+
45+
# Enable all NRFX drivers
46+
CONFIG_NRFX_CLOCK=y
47+
CONFIG_NRFX_CLOCK_LFXO_TWO_STAGE_ENABLED=y
48+
CONFIG_NRFX_EGU10=y
49+
CONFIG_NRFX_EGU20=y
50+
CONFIG_NRFX_GPIOTE20=y
51+
CONFIG_NRFX_GPIOTE30=y
52+
CONFIG_NRFX_GPPI=y
53+
CONFIG_NRFX_POWER=y
54+
CONFIG_NRFX_PWM=y
55+
CONFIG_NRFX_QDEC=y
56+
CONFIG_NRFX_RRAMC=y
57+
CONFIG_NRFX_SAADC=y
58+
CONFIG_NRFX_SPIS=y
59+
CONFIG_NRFX_SPIM=y
60+
CONFIG_NRFX_SYSTICK=y
61+
CONFIG_NRFX_TEMP=y
62+
CONFIG_NRFX_TIMER=y
63+
CONFIG_NRFX_TWIM=y
64+
CONFIG_NRFX_TWIS=y
65+
CONFIG_NRFX_UARTE=y
66+
CONFIG_NRFX_WDT=y
67+
# Disable all Peripheral Resource Sharing (PRS) boxes
68+
CONFIG_NRFX_PRS_BOX_0=n
69+
CONFIG_NRFX_PRS_BOX_1=n
70+
CONFIG_NRFX_PRS_BOX_2=n
Lines changed: 103 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,103 @@
1+
/*
2+
* Copyright (c) 2026 Nordic Semiconductor ASA
3+
*
4+
* SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
5+
*/
6+
7+
/dts-v1/;
8+
9+
#include <nordic/nrf54ls05a_cpuapp.dtsi>
10+
#include "bm_nrf54ls05dk_nrf54ls05a_cpuapp_common.dtsi"
11+
12+
/ {
13+
clipboard_partition: sram@2000ff00 {
14+
compatible = "zephyr,memory-region", "mmio-sram";
15+
reg = <0x2000ff00 0x100>;
16+
zephyr,memory-region = "RetainedMem";
17+
status = "okay";
18+
};
19+
20+
chosen {
21+
zephyr,flash = &cpuapp_rram;
22+
zephyr,code-partition = &slot0_partition;
23+
zephyr,sram = &app_ram;
24+
ncsbm,clipboard-partition = &clipboard_partition;
25+
};
26+
};
27+
28+
&cpuapp_rram {
29+
status = "okay";
30+
31+
partitions {
32+
#address-cells = <1>;
33+
#size-cells = <1>;
34+
ranges;
35+
36+
boot_partition: partition@0 {
37+
compatible = "zephyr,mapped-partition";
38+
label = "boot";
39+
reg = <0x00000000 DT_SIZE_K(31)>;
40+
};
41+
42+
storage_partition: partition@7c00 {
43+
compatible = "zephyr,mapped-partition";
44+
label = "storage";
45+
reg = <0x00007c00 DT_SIZE_K(8)>;
46+
ranges = <0x0 0x7c00 DT_SIZE_K(8)>;
47+
#address-cells = <1>;
48+
#size-cells = <1>;
49+
50+
peer_manager_partition: partition@0 {
51+
compatible = "zephyr,mapped-partition";
52+
label = "peer_manager";
53+
reg = <0x00000000 DT_SIZE_K(4)>;
54+
};
55+
56+
storage0_partition: partition@1000 {
57+
compatible = "zephyr,mapped-partition";
58+
label = "storage0";
59+
reg = <0x00001000 DT_SIZE_K(4)>;
60+
};
61+
};
62+
63+
slot0_partition: partition@a000 {
64+
compatible = "zephyr,mapped-partition";
65+
label = "slot0";
66+
reg = <0x0000a000 DT_SIZE_K(300)>;
67+
};
68+
69+
slot1_partition: partition@55000 {
70+
compatible = "zephyr,mapped-partition";
71+
label = "slot1";
72+
reg = <0x00055000 DT_SIZE_K(64)>;
73+
};
74+
75+
softdevice_partition: partition@65000 {
76+
compatible = "zephyr,mapped-partition";
77+
label = "softdevice";
78+
reg = <0x00065000 (DT_SIZE_K(103) + 0x200)>;
79+
};
80+
81+
metadata_partition: partition@7ee00 {
82+
compatible = "zephyr,mapped-partition";
83+
label = "metadata";
84+
reg = <0x0007ee00 0x200>;
85+
};
86+
};
87+
};
88+
89+
&cpuapp_sram {
90+
status = "okay";
91+
reg = <0x20000080 (DT_SIZE_K(64) - 0x100 - 0x80)>;
92+
ranges = <0x0 0x20000080 (DT_SIZE_K(64) - 0x100 - 0x80)>;
93+
94+
softdevice_ram: sram@0 {
95+
label = "softdevice_ram";
96+
reg = <0x0 0x4380>;
97+
};
98+
99+
app_ram: sram@4380 {
100+
label = "app_ram";
101+
reg = <0x4380 DT_SIZE_K(46)>;
102+
};
103+
};

0 commit comments

Comments
 (0)