Skip to content

Latest commit

 

History

History
4 lines (4 loc) · 318 Bytes

File metadata and controls

4 lines (4 loc) · 318 Bytes

DDS-Lab

  • All the codes written in Verilog and circuit diagrams simulated on Logisim during the course CO204(Design of Digital Systems Lab).
  • Feel free to fork and/or star the repo if you find it useful and/or want to contribute.
  • If you find any errors/different approach, do correct/add it.