Multi Module verilog file #6169
Unanswered
ReemAbuRajab7
asked this question in
Q&A
Replies: 1 comment
-
|
Yes most designs use multiple modules. Strictly more a yosys question. Look at any of the example designs in ORFS. |
Beta Was this translation helpful? Give feedback.
0 replies
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Uh oh!
There was an error while loading. Please reload this page.
Uh oh!
There was an error while loading. Please reload this page.
-
I'm thinking about project have multi verilog files , can I put it in multi-module verilog file and put relations between them to use it with OpenROAD,
just ask before start, because I didn't try it before ..
The project is 'Asynchronous spatial division multiplexing Router for on-chip networks'
Beta Was this translation helpful? Give feedback.
All reactions